

1. A floating gate memory array, comprising:

- a) an array of floating gate memory cells,
- b) a source line coupled to cells in a row of said array,
- c) a word line coupled to control gates of transistors of said memory cells in the

5 row of said array,

- d) a read bit line and a program bit line connecting between said memory cells in each column of said array.

2. The memory array of claim 1, wherein said word line for the row of memory

10 cells in said array is segmented and each segment is driven by a word line driver to allow simultaneous memory operations on a number of cells fewer in quantity than that of a complete row.

3. The memory array of claim 1, wherein each row of memory cells in said array

15 is coupled to a unique source line.

4. The memory array of claim 3, wherein said read bit line and said program bit line are merged into one bit line connecting between memory cells in a column.

20 5. The memory array of claim 1, further comprising:

- a) a split gate read transistor and a split gate program transistor forming said memory cells,

b) a floating gate of said read transistor connected to the floating gate of said program transistor and thereby merging the two floating gates,

c) said read bit line connected to a drain of the read transistor,

d) said program bit line connected to the drain of the program transistor.

5

6. The memory array of claim 5, wherein said program transistor is given an extra implant to increase threshold voltage to prevent punch-through.

7. The memory array of claim 1, further comprising:

10 a) a split gate read transistor, a split gate program transistor and a spare split gate transistor forming said memory cells,

b) a floating gate of said read transistor connected to the floating gate of said program transistor and thereby merging the two floating gates,

c) said read bit line connected to a drain of the read transistor,

15 d) said program bit line formed by a first program bit line and a second program bit line,

e) said first program bit line connected to the drain of the split gate program transistor,

20 f) said second program bit line connected to the drain of the spare split gate transistor.

8. The memory array of claim 7, wherein said memory cell in an adjacent row of a column is formed with the first program bit line connected to the drain of the spare

split gate transistor and the second program bit line connected to the drain of the split gate program transistor.

9. The memory array of claim 7, wherein said program transistor, said read
5 transistor and said spare transistor are formed with a thin cell.

10. The memory array of claim 7, wherein said memory cells are formed with
said split gate read transistor and said split gate program transistor, whereby the first
program bit line is connected to the drain of said program transistor and the second
10 program bit line is connected to the program transistor in said memory cell of an
adjacent row of the column.

11. The memory array of claim 10, wherein said program transistor is formed with
a thin cell and said read transistor is formed with a fat cell.

15
12. A method for re-write if disturbed, comprising:
a) loading input address and data into a page buffer,
b) reading out original data from an address location of an array to a page buffer,
c) erasing said address location, verifying the erasing of said address location,
20 and erasing bytes failing verification,
d) programming said address location, verifying the programming of said address
location, programming bytes failing programming,
e) verifying data in unchanged portion of said address location

f) ending if verification of unchanged portion of said address location is passed,
else re-write failed locations.

13. The method of claim 12, wherein verifying the erasing of said address
location uses a verification read of a marginal "1".

5

14. The method of claim 12, wherein verifying the programming of said address
location uses a verification read of a marginal "0".

15. A memory array utilizing cells with one split gate transistor, comprising:

10 a) a means for forming an array of one transistor split gate cells into rows and
columns in which even addressed cells are located in a first row of cells and odd
addressed cells are located in a second row of cells,

b) a means for connecting a split source line to said even and odd addressed
cells,

15 c) a means for connecting said first row with a first word line and said second row
with a second word line,

d) a means for connecting cells in a column to a bit line.

16. The memory array of claim 15, wherein said means for connecting said split
20 source line connects said row of even addressed cells to a first source line and said row
of odd addressed cells to a second source line.

17. The memory array of claim 15, wherein the means for connecting said first and second rows with said first and second word lines is done by segmenting said first and second word lines into word line segments.

5 18. The memory array of claim 17, wherein each word line segment is driven with a word line driver where each word line segment is shorter in length than said row.

19. A memory array utilizing cells with two split gate transistors, comprising:

- 10 a) a means for forming an array of two transistor split gate cells into rows and columns in which even addressed cells are located in a first row of cells and odd addressed cells are located in a second row of cells,
- b) a means for connecting a split source line to said even and odd addressed cells,
- c) a means for connecting said first row with a first word line and said second row
15 with a second word line,
- d) a means for connecting cells in a column to a program bit line and a read bit line.

20 20. The memory array of claim 19, further comprising a means for forming the two transistor split gate cells by coupling a first floating gate of a first split gate transistor with a second floating gate of a second split gate transistor, thereby merging said first floating gate with said second floating gate.

21. The memory array of claim 19, wherein said means for connecting said split source line connects said row of even addressed cells to a first source line and said row of odd addressed cells to a second source line.

5 22. The memory array of claim 19, wherein the means for connecting said first and second rows with said first and second word lines is done by segmenting said first and second word lines.

10 23. The memory array of claim 22, wherein each word line segment is driven with a word line driver where each segment is shorter in length than said row.

15 24. A memory array utilizing cells with three split gate transistors, comprising:
 a) a means for forming an array of cells containing three split gate transistors into rows and columns in which even addressed cells are located in a first row of cells
 and odd addressed cells are located in a second row of cells,
 b) a means for sharing a floating gate between a first and a second split gate transistor of said three split gate transistors,
 c) a means for sharing a source line between said even and odd addressed cells,
 d) a means for connecting said first row with a first word line and said second row
20 with a second word line,
 e) a means for connecting between cells in a column with a first program bit line, a second program bit line and a read bit line.

25. The memory array of claim 24, wherein the means for connecting between cells in a column further comprising:

a) a first cell in a first row of a column containing said first transistor, said second transistor and a third transistor,

5 b) a second cell in a second row of said column containing said first transistor, said second transistor, and said third transistor,

c) said first program bit line connecting to said first transistor in said first row and said third transistor in said second row,

10 d) said second program bit line connecting to said third transistor in said first row and said first transistor in said second row,

e) said read bit line connecting to said second transistor of said first row and to said second transistor of said second row.

15 26. The memory array of claim 24, wherein the means for connecting said first and second rows with said first and second word lines is done by segmenting said first and second word lines.

20 27. The memory array of claim 26, wherein each word line segment is driven with a word line driver where each segment is shorter in length than said row.

28. The memory array of claim 26, wherein said first, second and third transistors are thin transistors.

29. A memory array utilizing cells with two split gate transistors, comprising:

a) a means for forming an array of cells containing two split gate transistors into rows and columns in which even addressed cells are located in a first row of cells and odd addressed cells are located in a second row of cells,

5 b) a means for sharing a floating gate between a first and a second split gate transistor of said two split gate transistors,

c) a means for sharing a source line between said even and odd addressed cells,

d) a means for connecting said first row with a first word line and said second row with a second word line,

10 e) a means for connecting between cells in a column with a first program bit line, a second program bit line and a read bit line.

30. The memory array of claim 29, wherein the means for connecting between cells in a column further comprising:

15 a) a first cell in a first row of a column containing said first transistor and said second transistor,

b) a second cell in a second row of said column containing said first transistor and said second transistor,

c) said first program bit line connecting to said first transistor in said first row,

20 d) said second program bit line connecting to said first transistor in said second row,

e) said read bit line connecting to said second transistor of said first row and to said second transistor of said second row.

31. The memory array of claim 29, wherein the means for connecting said first and second rows with said first and second word lines is done by segmenting said first and second word lines.

5

32. The memory array of claim 31, wherein each word line segment is driven with a word line driver where each segment is shorter in length than said row.

33. The memory array of claim 31, wherein said first transistor is a thin transistor
10 and said second transistor is a fat transistor.

34. A memory array containing cells with two split gate transistors, comprising:

a) a means for forming into rows and columns an array of cells containing two split gate transistors,

15 b) a means for sharing a floating gate between a first and a second split gate transistor of said two split gate transistors,

c) a means for increasing the threshold voltage of said first split gate transistor,

d) a means for sharing a source line between said even and odd addressed cells,

e) a means for connecting said first row with a first word line and said second row
20 with a second word line,

f) a means for connecting between cells in a column with a program bit line and a read bit line.

35. The memory array of claim 34, wherein the means for increasing the threshold voltage of said first split gate transistor uses an added implantation.

36. The memory array of claim 34, wherein the means for connecting between
5 cells in a column further comprising:

a) a first cell in a first row of a column containing said first transistor and said second transistor,

b) a second cell in a second row of said column containing said first transistor and said second transistor,

10 c) said program bit line connecting to said first transistor in said first row and said second row,

d) said read bit line connecting to said second transistor of said first row and to said second transistor of said second row.

15 37. The memory array of claim 34, wherein the means for connecting said first and second rows with said first and second word lines is done by segmenting said first and second word lines.

38. The memory array of claim 37, wherein each word line segment is driven with
20 a word line driver where each segment is shorter in length than said row.

39. A method for re-writing disturbed cells, comprising:

a) a means for loading a page buffer with input addresses and data,

b) a means for reading data from a memory location into said page buffer,

c) a means for erasing said address location and re-erasing those bytes failing verification of said erasing,

d) a means for programming said memory location and re-programming those
5 bytes failing verification of said programming,

e) a means for verifying data in unchanged portion of said memory location and ending process if verification is true, else return to step c) to re-program data.

40. The method of claim 39, wherein verification of said erasing uses a read for a
10 marginal "1".

41. The method of claim 39, wherein verification of said programming uses a read of for a marginal "0".